Boolean algebra, the branch of mathematics where variables can assume only true or false value, is the theoretical basis of classical computation. The analogy between Boolean operations and electronic switching circuits, highlighted by Shannon in 1938, paved the way to modern computation based on electronic devices. The grow of computational power of such devices, after an exciting exponential -Moore's trend, is nowadays blocked by heat dissipation due to computational tasks, very demanding after the chips miniaturization. Heat is often a detrimental form of energy which increases the systems entropy decreasing the efficiency of logic operations. Here, we propose a physical system able to perform thermal logic operations by reversing the old heat-disorder epitome into a novel heat-order paradigm. We lay the foundations of heat computation by encoding logic state variables in temperature and introducing the thermal counterparts of electronic logic gates. Exploiting quantum effects in thermally biased Josephson junctions (JJs), we propound a possible realization of a functionally complete "dissipationless" logic. Our architecture ensures high operation stability and robustness with switching frequencies reaching the GHz.
The simplicity of Boolean algebra [1] is one of the major motivations accounting for the development of classical computation during last century. The physical realization of mathematical operations defined in a binary environment [i.e. 0 (false) and 1 (true)] requires to employ systems where the variables can acquire only two stable values. Usually, this requirement is fulfilled through the use of electronic digital circuits implementing switching elements such as diodes and transistors [2, 3, 4] . Modern devices entrain control systems able to perform Figure 1: Thermal Logic Gates. a, Distinctive shapes, logic truth tables of NOT, AND and OR thermal logic gates (cold is the logic state 0 while hot is the logic state 1) are depicted. b, Schematic representation of a generic thermal logic gate. The device consists of two inputs (at temperature T A and T B , respectively) controlling the heat flow between the power supply (at temperature T P ) and the output (at temperature T C ) through a valve (red hourglass) by means of an actuator (blue half-circumference). The output (Q OU T ) and loss (Q loss ) heat currents are shown.
logic operations without passing through electronic interfaces or external calculus apparatus [5] . For this reason logic architectures taking advantage of different physical systems, such as: optics [6] , fluidics [7, 8] , pneumatics [9] and molecules [10] , have been developed. What makes a calculation scheme appealing for technological applications is the operation speed. The most popular approach is quantum computation [11] , where coherent quantum states exploit high-fidelity quantum bits (qubits) in order to implement computation algorithms [12, 13, 14] .
Unfortunately, all logic architectures share one unescapable side effect: heat generation due to dissipation [15, 16, 17] . Even the most efficient computation architecture dissipates a minimum amount of heat estimated by Landauer fundamental limit [18] . Energy harvesting chases the storage and conversion of ambient energy into autonomous new functions. In this framework, recycling the already produced heat to perform logic operations would allow to recover part of lost power. Here, we discuss the grounds of a thermal logic by constructing a functionally complete architecture [19] through the definition of thermal logic gates. The latter employ temperature as logic state variable which can acquire only two digital values: cold (logic state 0) and hot (logic state 1). A thermal logic device controls the energy flow between a reservoir and the output lead by means of a control mechanism (actuator) coupled to the input contacts. In such systems, the balance between the transmitted energy (which depends on the input temperatures configuration) and the power losses defines the output temperature (output logic state). The modulation of electron heat currents in solid-state nanostructures [20, 21] can be realized in the framework of coherent caloritronics [22, 23, 24, 25] . Heat currents are mastered by manipulating the superconducting quantum phases across thermally-biased Josephson junctions through the application of an external magnetic flux [26, 27, 28, 29] . The latter can be generated by taking advantage of another quantum effect: thermoelectricity in temperature-biased normal metal-ferromagnetic insulator-superconductor (N − F I − S) tunnel junctions [30, 31] . In this Article, we show how the marriage of these two quantum effects develops a functionally complete thermal logic. The proposed structure guarantees full complementarity with low temperature electronic computating systems. In particular, the N −F I −S junctions allow to re-convert the thermal signals into electrical ones. As a consequence, the design of hybrid thermal/electrical systems (where areas of the circuit perform electrical computation and other thermal calculation) is possible. This possibility could pave the way to new computation concepts and architectures.
Computation with Heat
The three main operations of Boolean algebra [1] are: negation (N OT ), conjunction (AN D) and disjunction (OR). All the other operations can be obtained by a composition of them, i.e. they define a functionally complete logic. Figure 1 -a carries the essence of thermal logic: the distinctive shapes and the related truth tables of negation, conjuction and disjunction thermal logic gates are shown. For instance, the output temperature of a N OT thermal logic gate is 1 (hot) when the input is 0 (cold), and viceversa. The specific value of the two logic states cold and hot only depends on the technology chosen to realize the architecture.
The most generic concept of thermal logic gate is a device with one or more binary temperature inputs that set the binary output. Such a system consists of one or more thermal inputs that control the heat current flowing through a valve connecting a power supply to an output contact, as schematized in Figure 1 -b. The steady-state output temperature of such general device T C , i.e the result of the logic operation, derives from the balance between the output and loss heat currents. Therefore, it can be calculated by solving the following equation:
whereQ OU T is the heat current flowing through the thermal valve,Q loss includes all the heat losses of the device, T A and T B are the input temperatures, and T P is the power supply temperature (always kept at T hot ). Note that the type of implemented logic gate (OR, AN D or N OT ) is exclusively defined by the structure of the actuators.
In solid state structures, phonons are the capital carriers exclusively of heat, while electrons carry both heat and charge. Since phonons are difficult to control, up to now the advancements in phononics [32] are less shattering than in electronics. Therefore, the use of phonons for thermal logic operations [33] is challenging. On the contrary, in coherent caloritronics [22, 23, 24, 26, 27, 28, 29] electron heat currents are precisely manipulated through the control of phases in superconducting mesoscopic circuits, such as superconducting quantum interferences devices (SQU IDs) [20, 21] and superconducting quantum intereference proximity transistors (SQU IP T s) [28] . In such systems (i.e. metal thin nanostructures) the vanishing Kapitza resistance [20] ensures that the phonons of every element are completely thermalized with the substrate at a constant bath temperature T bath . At low temperatures (usually T bath < 1K) the electron-phonon coupling is weak [34] . As a consequence, the electron and phonon ensembles are in thermal disequilibrium (i.e T e = T ph with T e and T ph electron and phonon temperature, respectively) and the sum of the power losses due to the electron-phonon ther-mal gradient in each element of the deviceQ e−ph is the principal cause of heat losses in the system (Q loss = iQ e−ph,i ).
Phase-Tunable Thermal Logic
An ideal logic architecture requires the input and output states to be identical variables (to allow for scalable networks) and fully decoupled (to avoid crosstalk).
Both requirements are fulfilled by the recently proposed first fully-thermal caloritronic device, the phase-tunable temperature amplifier (P T A) [35] . It employs a thermal nano-valve (i.e. a temperaturebiased SQU IP T [28] ) controlled by the magnetic flux Φ resulting from the closed-circuit current generated by a low temperature thermoelectric element (i.e. a N −F I −S tunnel junction) [30, 31, 38] closed by a superconducting coil. This inductive coupling guarantees an almost infinite input-to-output impedance making the P T A and ideal fully-thermal transistor when operated at unitary gain [35] .
In the following we briefly introduce the temperature-biased SQU IP T and the N − F I − S junction, and we show how the synergy between these two building blocks can be used to implement a functionally complete thermal logic architecture.
The SQU IP T is composed of a superconducting ring interrupted by a normal metal wire. The latter acquires a superconducting character through the superconducting proximity effect. A normal metal tunnel probe acting as output lead is coupled to the wire [36] . A magnetic flux Φ threading the ring modulates the density of states (DOS) of the proximized wire [39, 40] and, as a consequence, the thermal conductance between the wire and the tunnel probe is periodic with the magnetic flux with period Φ = Φ 0 [28] . In particular, the heat current is minimum (smaller than the power losses due to electron-phonon coupling) for Φ = 0 (when the full superconducting minigap is developed in the wire DOS) and maximum for Φ = Φ 0 /2 (when the wire shows a normal metal DOS). A detailed description of the thermal nano-valve (SQU IP T ) can be found in the Methods section.
On the other hand, a thermoeletric effect can be generated by breaking the electron-hole symmetry in the DOS of a conductor. In a superconductor, this condition can be accomplished by Zeeman spin-splitting the DOS through an exchange field and spin-filtering the quasiparticles [30] . Both the mechanisms can be provided by a single ferromagnetic insulator layer of a N − F I − S junction. A temperature gradient between the normal metal and the superconductor produces a thermoelectric signal: an open circuit thermovoltage V T in the Seebeck regime or a closed circuit thermocurrent I T in the Peltier regime [30, 31, 38] . A detailed description of the thermoelectric element can be found in the Methods. The controlling system (actuator) is realized by shorting the thermoelectric element with a superconducting coil that inductively controls the thermal valve, as depicted in Figure 1 -b. This allows to design different "dissipationless" thermal logic gates, because the energy used for the logic operation comes from otherwise lost power, and the dissipation in the actuation electric system is zero (the current flows in a superconducting coil).
Negation Logic Gate -NOT
The thermal inverter logic gate N OT can be in outline conceived as a normally open valve, as depicted in Figure 2 -a. In this way, when T A = T cold (input logic state 0) a thermal current flows through the valve and the output temperature is T C = T hot (output logic state 1). The energization of the actuator interrupts the flow of heat current from the power supply to the output lead and, as a consequence, the output temperature T C lowers to T C = T cold = T bath (output logic state 0). This can be realized by controlling a temperature-biased SQU IP T (thermal valve) through two N − F I − S junctions shorted by two coils: one connected to the input T A while the other always kept at T hot (see Figure 2 -b). The total magnetic flux threading the superconducting ring Φ N OT (T A ) is the sum of the contributions due to the opening Φ O and the input Φ A coil, and it takes the form:
where M i (with i = O, A) is the mutual inductance between the superconducting ring and the opening L O or input coil L A , and I T,i is the thermocurrent generated by the opening or input thermoelectric element. The mutual inductance M i is chosen in order to have maximum conduction through the valve when
. In summary, the behavior of the N OT thermal logic gate is expressed by the following system:
The opening coil L O provides a constant contribution Φ 0 /2 to the flux. As consequence, when T A = T cold the input coil does not give any contribution to the total flux and the SQU IP T conducts (T C = T hot ), while for T A = T hot the total flux is Φ N OT = Φ 0 and the heat current through the valve is almost completely suppressed (T C = T cold ).
In our setting, we define as logic state 0 the temperatures ranging from 100 to 105 mK (with optimum value T cold = 100 mK) and logic state 1 the temperatures in the range 120 − 150 mK (with optimum value T hot = 150 mK). In order to demonstrate the feasibility of our architecture we employ a Cu-EuS-Al tunnel-junction [38] as thermoelectric element and an Al-based SQU IP T with a Cu output electrode as thermal nano-valve [28, 36] . Further details on materials and geometry can be found elsewhere [35] .
The output characteristic of the thermal inverter is shown in Figure 2 -c. For an ideal logic input 0 (T A = 100 mK) the output temperature is T C = 142 mK, while for logic input 1 (T A = 150 mK) the output becomes T C = 100 mK. Fluctuations on the order of 10% around the optimum input signal value produce variations of T C that do not compromise the correct operation of the system as shown in the same figure.
Conjunction Logic Gate -AND
The thermal conjuction logic gate AN D can be represented as a valve which is always closed, except when both actuators are energized (T C = T hot only if T A = T B = T hot ), as depicted in Figure 3 -a. In the coherent caloritronic realization, the heat flow across a temperature-biased SQU IP T is modulated by means of the total magnetic flux Φ AN D (T A , T B ) generated by the coils L A and L B shorting two thermoelectric elements (input leads) at temperature T A and T B . The total magnetic flux threading the superconducting ring is the sum of the contribution due to the two inputs (Φ A and Φ B ) and is given by:
where M i (with i = A, B) is the mutual inductance between the superconducting ring and the input coils L i , and I T,i is the thermocurrent generated by the input thermoelectric elements. Both mutual inductances M i are chosen in order to have Φ i (T hot ) = Φ 0 /4 (with i = A, B). As a consequence, the behavior of the AN D thermal logic gate can be summarized by the following system:
When Figure 3 : AND Logic Gate. a, Thermal schematic: two actuators (blue half-circumferences) at input temperature T A and T B control through a valve (red hourglass) the heat flow between the power supply (at temperature T hot ) and the output (at temperature T C ). The output (Q OU T ) and loss (Q loss ) thermal currents are shown. b, Schematic of the coherent caloritronic realization: thermoelectric elements are constituted of a metal (orange), a ferromagnetic insulator (gray) and a superconductor (blue). The blue spirals depict the superconducting coils L A and L B . The SQU IP T is composed of a superconductor ring (red) interrupted by a metal wire (orange) tunnel-coupled to a metal probe (green) through a thin insulator (gray). c, Output temperature T C and output logic state C versus the logic input configuration for T cold = T bath = 100 mK and T hot = 150 mK. The output temperature T C for optimum (squares) and fluctuating (lines) input is shown.
T cold , the total magnetic flux driving the SQU IP T is Φ AN D = Φ 0 /4. Therefore, the nano-valve is still almost completely closed [28, 35] and T C = T cold (output logic state 0). For T A = T B = T hot the total magnetic flux is Φ AN D = Φ 0 /2 and the SQU IP T fully conducts. As a consequence, the output logic state is 1 (T C = T hot ).
For the numerical demonstration of the behavior of the thermal conjunction we employ the same materials and geometry used for the N OT gate [35] . Figure 3 -c illustrates the transfer characteristic of the AN D logic gate. In the case of partially conducting SQU IP T [i.e. for (A, B) = (1, 0) or (A, B) = (0, 1)], a small heat current flows from the power supply to the output electrode and the T C is slightly larger than for (A, B) = (0, 0). In all cases, the output temperature resides within the range of logic state 0 (100 − 105 mK), because the electronphonon coupling is large enough to partially compensate the effect of the heat current reaching the output (see Methods).
Disjunction Logic Gate -OR
The working principle of the thermal disjunction logic gate OR is resumed in Figure 4 -a, where the parallel connection of two normally closed valves (T C = T cold when T A = T B = T cold ) allows the heat flow from the power supply at temperature T P = T hot to a common output electrode. The heating of at least one actuator (T A = T hot and/or T B = T hot ) opens a conduction channel to the output (T C = T hot ). A possible practical realization is constituted of two SQU IP T s sharing the same output electrode, as schematized in Figure 4 -b. Each thermal nano-valve is controlled by the magnetic flux (Φ A or Φ B ) generated by a thermoelectric element connected to the input electrode (at temperature T A or T B ). The magnetic flux Φ OR effectively controlling the OR logic gate can be defined as:
where M i (with i = A, B) is the mutual inductance between the superconducting ring and the input coil L i , and I T,i is the thermocurrent generated by the ( input thermoelectric elements. The mutual inductance M i is chosen in order to have Φ i (T hot ) = Φ 0 /2 (with i = A, B). In summary, the OR thermal logic gate works as follows:
For T A = T B = T cold [input logic state (A, B) = (0, 0)], both input coils do not generate any magnetic flux (Φ OR = 0), therefore both SQU IP T s are shut (T C = T cold ) and the output logic state is 0. When at least one actuator is active, i.e. T A = T hot or T B = T hot , there is heat flowing to the output electrode and T C = T hot (output logic state 1).
The behavior of the thermal disjunction is numerically determined by employing the same materials and geometry used for negation and conjuction gates [35] . The transfer characteristic of the OR logic gate is resumed in Figure 4 -c. When only one actuator is energized [i.e. for (A, B) = (1, 0) or (A, B) = (0, 1)], only the heat current flowing throug one valve reaches the output electrode and the optimal output temperature is T C = 142 mK (for further details see the Methods). In the case of (A, B) = (1, 1), the thermal current flowing through both SQU IP T s arrive at the output; as a consequence, the output temperature is higher than in the previous cases (T C = 145 mK).
Operation temperature, speed, fanout and compatibility
Temperature is the fundamental working parameter for phase-tunable thermal logic, because the grounding physical mechanisms of coherent caloritronics, such as electron-phonon coupling and superconducting pairing potential, strongly depend on both phonon and electron temperatures. For example, the working speed of such logic gates is limited by the thermalisation of the electrons with the lattice phonons, because typically the characteristic time constant of the inductive coupling is much shorter. Therefore, at first approximation, the logic working speed depends on the threshold temperature T cold = T bath [34] . In the limit of clean metals (employed as output electrode in our architecture) the electron-phonon relaxation time is given by [34] :
where k B is the Boltzmann constant, v F is the Fermi velocity, and Σ is the electron-phonon coupling constant of the metal output lead. Therefore, the maximum operation frequency (f = 1/τ e−ph ) is limited by the phonon temperature, as depicted in Figure 5 -a. For T cold = 100 mK (which was used up to now), the operation frequency f is limited to about 100 KHz. By employing superconductors with higher critical temperature, such as vanadium (T V = 5.38K) and niobium (T N b = 9.3K), the operation temperature can be increased, and f reachesvalues on the order of a few GHz.
Although we demontrated a thermal logic architecture working at temperatures higher than 1 K (see Figure 5-b) , for logic state 1 the output temperature is drastically suppressed compared to T hot , and the separation between T cold and T hot results to be very small (a few mK). We introduce the fanout, namely the number of series logic gates properly working without the necessity of signal amplification (see the inset of Figure 5-a) . It is calculated by using the output heat of a device (in logic state 1) as input signal for the next logic gate until T C for state 1 resides in the correct temperature range. At high temperature every logic gate requires an amplification of the output signal, therefore the temperature amplifier [35] becomes integral part of the device. On the contrary, at low temperatures the fan-out rises. For example, in the case of T cold = 100 mK it is possible to connect, in principle, 3 devices before amplification.
Here, we have demonstrated the proof of principle of a new phase-tunable thermal logic by employing the simplest and most common geometry in hybrid nanostructures. However, the performances of our architecture (speed and fan-out) can be drastically improved by using only superconducting materials, because the thermal losses due electron-phonon coupling drastically decrease [34] . For instance, fully superconducting thermal memories working up to about 10 K at frequencies up to tens of GHz have been proposed [41] . In order to speed up our system and increase the fan-out, thermoeletric elements based on S − F I − S tunnel junctions (with ∆ S > ∆ S ) [42] and fully superconducting temperature-biased SQU IP T s [28] could be employed.
Finally, we would like to highlight that phasetunable thermal logic could be used in synergy with other computation approaches. It can utilize the unavoidable heat generated by dissipation in other logic architectures in order to increase the total calculating capacity and to decrease the energy consuption. For instance, the employed materials and geometry are fully compatible with standard low temperature semiconductor-based technologies and quantum computation architectures. Therefore, phase-tunable thermal logic could represent a fertile field for the growth of new and more efficient combined computation systems.
Methods

Thermal valve -SQUIPT
Electronic thermal currents flowing from a power supply to an output electrode through a tunnel barrier are given by [34] :
where T P/C is the temperature of the power supply or the output lead, e is the electron charge, R T is the normal state tunnel resistance, N P/C is the reduced DOS for the power supply or the output lead and f 0 (E, T ) = [1 + exp(E/k B T )] −1 is the Fermi distribution of the quasiparticles. The thermal valve is a device which controls the flow of a heat current by opening and closing a passageway. The thermal current is modulated by tuning the DOS of (at least) one of the two electrodes [28] . For simplicity, in the following we assume an output electrode made of a normal metal with N C (E) = 1 and we tune the DOS of the power supply electrode N P (E). This can be realized by placing a normal metal wire in good electric contact with a superconducting ring (S). The superconducting properties acquired by the wire through the proximity effect [43] can be modulated by a magnetic flux Φ threading the superconducting loop [36, 39, 40, 44] . The DOS of the wire N P = g R is the real part of the retarded Green's function g R [45] obtained by solving the one-dimensional Usadel equation [46] . In the limit of short junction (i.e. when E T h =hD/l 2 ∆ 0 S , where E T h is the Thouless energy,h is the reduced Planck constant, D is the wire diffusion coefficient, l is the length of the wire and ∆ 0 S is the zero-temperature superconducting energy gap of the ring) the proximity effect is maximized, and the DOS can be explicitly written [28, 36] :
Above, γ = R P /R int is the transmissivity of the S − P contact (where R P is the resistance of the metal wire and R int the resistance of the S − P interface),
are the coefficients of the phaseindependent and phase-dependent parts of proximized DOS (where Γ S is the Dynes broadening parameter [47] and ∆ S is the BCS energy gap [48] ), and Φ 0 2.0678 × 10 −15 Wb is the magnetic flux quantum. The periodic behavior of N C (E, Φ) in the magnetic flux (with periodicity Φ = Φ 0 ) results in a heat currentQ OU T (T P , T C ) with the same periodic dependence on Φ.
For a given supply temperature T P , the steadystate temperature of the output electrode T C is obtained by solving the following energy balance equation:
−QOUT (TP , TC , Φ) +Q e−ph,C (TC , T bath ) = 0.
The electron-phonon coupling takes the forṁ Q loss,C =Q e−ph,C (T C , T bath ) = Σ V (T n C − T n bath ), where Σ is the electron-phonon coupling constant, V is the volume of the output eletrode and the exponent n depends on the disorder of the system [34] . For metals, in the clean limit n = 5, while in the dirty limit n = 4, 6 [28] . From Equation 11 descends that the temperature on the right side of the tunnel junction T C inherits the same dependence on Φ of N C andQ OU T (i.e. T C shows a minimum for Φ = 0 and maximum around Φ = Φ 0 /2).
Actuation system
Since the nano-valve (SQU IP T ) is controlled by a magnetic flux, it is necessary a temperature-toflux conversion mechanism in the actuation system. This is realized by a thermoelectric element shorted by a superconducting coil.
Electron-hole asymmetry in the quasiparticle DOS is the key ingredient for thermoelectricity [37] . In superconductors it can be accomplished by spin-splitting the DOS through an exchange field h ex and by selecting a specific spin species through the coupling of the superconductor to a spin-polarized element [30] . Both requirements are satisfied by a normal metal-ferromagnetic insulatorsuperconductor (N − F I − S) junction, where the ferromagnetic element produces both the exchange field h ex and the polarization P = (G ↑ − G ↓ )/(G ↑ + G ↓ ) [where G ↑ and G ↓ are the spin up and spin down conductances] [49, 50] . For a superconductor thinner than the coherence length ξ 0 , the spin-splitted DOS can be assumed to be spatially homogeneous [51] and written [52] :
where E is the energy, Γ is the Dynes broadening parameter, and ∆(T, h ex ) is the superconducting order parameter, which is calculated self-consistently from the BCS equation [52] :
Above, ∆ 0 is the zero-temperature superconducting gap, ω D is the Debye frequency of the superconductor and f±(E, T ) =
is the Fermi distribution of the spin-polarized electrons.
The thermocurrent originated by keeping N at a temperature T A and the other two elements (F I and S) at the bath temperature T bath takes the form: 
where M is the mutual inductance, k ≤ 1 is the coupling coefficient, L A is the inductance of the coil shorting the N − F I − S junction and L S is the geometric inductance of the superconducting ring.
